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Abstract— In this contribution we propose an analogue receiver
that can perform turbo detection in MIMO systems. The receiver
is built from discrete non-linear analogue devices that perform
detection in a "free-flow" network (no notion of iterations).
This contribution can be viewed as an extension of analogue
turbo decoder concepts to include MIMO detection. These first
analogue implementations report reductions of few orders of
magnitude in the number of required transistors, consumed
energy and the same order of improvement in processing speed.
Our implementation of MIMO decoder brings about the same
advantages, when compared to traditional (DSP/FPGA) imple-
mentations.
I. INTRODUCTION
Turbo codes and more general turbo principles (turbo
equalisation, turbo multi-user detection etc) are bound to
have a substantial impact on the next generation wireless
systems. The turbo principle requires exchange of so-called
soft information, which is a probabilistic measure. In current
implementations (e.g. turbo coding) this information is sam-
pled then quantised (digitised) and handled by digital signal
processors. The amount of digital information to be processed
by DSPs and FPGAa is enormous and represent a "bottleneck"
for high speed digital systems. However, the soft information,
as analogue in nature is best represented in analogue domain
(e.g. electric currents or voltages). More interestingly, it can
be processed in this form by analogue networks as well. The
analogue decoding paradigm formulated in [1][2] takes this
stand.
First analogue implementations of binary decoders were
reported in the literature in [3] [4] [5]. Those implementations
reported reductions of 1-3 orders of magnitude in number
of required transistors, consumed energy and the same order
of improvement in processing speed. More ambitions CMOS
only implementation of analogue decoders were recently re-
ported in [6][7].
In truth, it was the neural networks community that first
used analogue VLSI circuits to build simple artificial neu-
ral networks [8]. Both neural networks and communications
engineering are by and large examples of computation, and
as a result the fundamental building blocks are the same in
both cases. Some fundamentals of analogue computations stem
directly from the universal Turing machine paradigm worked
out by Alan Turing nearly 70 years ago. Subsequently, they
were used in many versions of analogue and mixed mode
(micro)processors built over the last few decades.
In this contribution we extent the concept of analogue detec-
tion and we attempt to layout MIMO (Multiple input - Multiple
output) analogue decoder. As aforementioned, the state-of-
the-art implementations of analogue computation networks
realize binary codes. Equalisation in analogue networks was
envisaged in [9]. All are examples of probability propagation
principle that can be achieved using simple sum-product
algorithm. In this contribution we will also be exchanging
probabilities, which can be viewed as a form of sum-product
algorithm.
The proposed analogue MIMO decoder calculates sets of
marginal posterior probabilities (MPP). The major idea may
be conveyed in figure 1. The mesh represents support for the
joint posterior distribution. The thick dots on the lines along
the axis represent the MPPs of interest. The only way to
calculate the exact MPPs in MIMO system is to enumerate
over the joint posterior probability, and then marginalise
out. Marginalisation over discrete sets amounts to repeated
summations. By Kirchhoff’s current law, analogue summation
can easily be achieved, and the speed improvement is due
to fully parallel manner in which calculations of the joint
posterior probability and marginalisation occurs.
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Fig. 1. Joint posterior and marginal posterior probabilities in a MIMO system.
II. SYSTEM DESCRIPTION AND DETECTION AIMS
The object of our study is a MIMO system. The system
communicates N bits bn : bn ∈ {0, 1}. The stream of bits
is first encoded to K > N coded bits: ck : ck ∈ {0, 1},
interleaved (a random permutation) π: cπ(k) = π (ck). We as-
sume that modulation and encoding onto NT transmit antennas
takes place in one operation: space-time modulation encoding,
where D = NT log2(M) portion of coded bits cπ(k). This is
arguably the simplest form of space-time signalling, known
as: V-BLAST, Spatial-Multiplexing, Bit interleaved coded
modulation etc. The resulting NT × 1 dimensional vector
x = (x1, . . . , xNT )
T is transmitted from all NT antennas at a
time instant t. We will assume that the signal is transmitted
over a narrowband channel H of size NR ×NT ; where each
entry hi,j defines a channel connecting jth transmit with ith
receive antenna. The system is conventionally modelled as:
y = Hx+ n (1)
where y- is the receive NR×1 vector and n - is the ubiquitous
white Gaussian noise i.e. n ∼ CN (0, σ2nI). Typically, it is
assumed that hi,j are i.i.d. random variables hi,j ∼ CN (0, 1),
however this is not required here, other than hi,j to be
know to the receiver. The ultimate goal is to detect the
transmitted information bits given the received signal and
the channel. To be more specific we are looking for a set
of point estimates that maximise the set of marginal pos-
terior distributions: {f (b1 |y1:T ,H ) , . . . , f (bN |y1:T ,H )} -
(i.e. MAP - maximum aposteriori estimates). In general,
this task is computationally not tractable, and instead it is
conventional to use a sub-optimal procedure: so-called turbo-
detection. The resulting system with such detector is known
as: Turbo-Blast, Turbo Spatial multiplexing, Turbo-BICM etc.
Essentially, the turbo detection is an iterative process where,
so-called soft MIMO detector computes for each time instant
t {f (x1 |yt,H ) , . . . , f (xNT |yt,H )}, and the soft binary
channel decoder computes {f (b1 |c1:K ) , . . . , f (bN |c1:K )}.
It is the main aim of this contribution to discuss how
those tasks can be carried out in the analogue circuits. Since
the detection of binary codes using analogue VLSI has been
extensively described in an excellent monograph [3], we will
concentrate on the MIMO detection block. The MPPs of
interest are calculated as follows:
f (xi |y ) =
∑
−i
f (x1:NT |y ) ∝
∑
−i
f (y |x1:NT ) f (x1:NT )
(2)
Where −i stands for ”all except i”. The observations are
independent given the symbols and it is reasonable to assume
that the extrinsic information (which becomes the prior for the
decoder) is also separable i.e.
f (xi |y ) ∝
∑
−i
NR∏
i=1
f (yi |x1:NT )
NT∏
j=1
f (xj) (3)
In general any further simplifications (i.e. factorisations) are
not possible. If one wants to calculate any marginal, the
only way is to calculate the joint posterior distribution and
marginalise out the variables as prescribes by (3) (i.e. no
message passing tricks would help). Given our assumption
about the noise, the likelihood is Gaussian
f (yi |x1:NT ) ∝ exp
(
− 1
σ2n
∣∣yi − hTi,:x∣∣2
)
(4)
All operations in (4) can be carried out explicitly in the
analogue domain. In this paper we opt for an alternative ap-
proach that also computes the exact values of the marginals of
interests. Arguably this will lead to a simpler implementation
of at least the analogue part of the MIMO decoder. Fist we
assume that the digital part of the receiver calculates the QR
decomposition of the channel matrix i.e. H = QR, where R
is upper triangular and QHQ = I. Left multiplication of the
received signal by Q produces a signal model:
y˜ = Rx+ n˜ (5)
(note that the noise statistics do not change). However the
analogue layout of the decoder is different since our model
is now causal (R is triangular). (The QR decomposition has
been used in the past with various MIMO detectors). The
decomposition now looks as:
f (xi |y ) ∝
∑
−i
NR∏
i=1
f (yi |x1:i )
NT∏
j=1
f (xj) (6)
E.g. in the case of a 3×3 MIMO system the likelihood factors
as:
f (y1, y2, y3 |x1, x2, x3 ) = f (y3 |x3 ) f (y2 |x2, x3 )
f (y1 |x1, x2, x3 ) (7)
Notice that when implemented in digital domain there is no
real difference between the two approaches as both boil down
to enumerating entire state-space of the joint distribution and
marginalisation in the second step.
III. ANALOGUE IMPLEMENTATION DETAILS
As indicated in eq. (4), the fundamental operations required
to be implemented are: multiplication, summation and negative
exponential function i.e. exp(-x). In this section we discuss
how those basic blocks can be implemented in analogue
circuits.
A. Multiplier
The most important function that has to be implemented
with analogue circuits is multiplication of two input voltages,
both of which can be positive or negative. A four-quadrant
multiplier circuit is therefore needed to achieve this. This basic
block is used most often in the analogue MIMO detector. The
Gilbert multiplier circuit [8] performs multiplication using the
output from a differential pair as the input for another two
differential pairs - figure 2. The circuit is arranged in such
way that the output current is given by the combination of all
four upper currents is:
Iout = (I13 + I24)− (I14 + I23) =
Ib tanh
k(V1−V2)
2 tanh
k(V3−V4)
2
The output current and voltage of the Gilbert multiplier follow
a tanh(x) rule, which for small input voltage differences
can be approximated by tanh(x) ≈ x. Additionally this
basic circuit has a limitation on the inputs: max (V3, V4) >
min (V1, V2)
Multiplication is typically performed on random voltages.
Hence, it is difficult to make any assumptions about the range
 I1 I2
Vb 
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Vdd Vdd Vdd Vdd 
V3 
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V4 
Fig. 2. Gilbert multiplier basic cell.
of the input signals. A wide-range multiplier [8] is required in
order to ensure that the circuit works properly for both high
and low input voltage levels. One possible choice is the wide-
range Gilbert multiplier circuit, shown in figure 3. The wide
 
Vss
M8
m11 m12 m13 m14 
m15 
m16 m17
Vdd Vdd Vdd Vdd Vdd Vdd 
Vss Vss VssVss 
Vout_1 
V22_i V22_i 
V21_i 
V11_i V12_i 
Vb 
M7 M6 M5 
M4 
M3 M2 M1 
M19 
M18 
Fig. 3. Wide Range Gilbert Multiplier.
range multiplier isolates the bottom differential pair from the
upper differential pairs using current mirrors. This allows the
range of V3 and V4 to be independent of V1 and V2 allowing the
circuit to work properly for input voltages close to the supply
voltage. The SPICE simulated output of the wide-range Gilbert
multiplier is shown in figure 4. The observed voltage is closely
approximated by ∆Vout = V1V2Vref (with Vref = 10mV). For
high input values the tanh(x) behaviour starts being noticed,
degrading the output characteristic of the circuit. For moderate
input values, up to 30-60 mV, the linearity is high enough to
multiply the two inputs with great accuracy.
B. S u mma tio n
The summation operation is most conveniently performed
in the current domain. By Kirchhoff’s current law, it is enough
just to connect the wires in a node - figure 5. Indeed, such
summers are used in the MIMO decoder in the "marginaliser"
block. A voltage summation is also required to avoid excessive
gilbert_wide_sch-DC Transfer-0-Graph V1
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Fig. 4. Output characteristics of the Wide-range Gilbert Multiplier. The plots
correspond to the second input set at ±90mV , ±60mV , ±30mV and 0V
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Fig. 5. Kirchhoff’s current law summer.
number of voltage-current-voltage transformations. A circuit
[10] capable of performing voltage summation is shown in
figure 6. By simple analysis of the circuit, the output voltage
can be obtained as a function of the gate-source voltages of
the transistors [10]:
V os =
√
(W/L)1
(W/L)2
((VGS1 − VGS2) + (VGS3 − VGS4))
=
√
(W/L)1
(W/L)2
(V1 + V2)
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Fig. 6. Voltage differential adder circuit.
Figure 7 shows the simulated response for (W/L)1 =
(W/L)2.
diff_summer-DC Transfer-2-Graph V1
-400.000m -300.000m -200.000m -100.000m 0.0 100.000m 200.000m 300.000m 400.000m
Vout
-800.000m
-600.000m
-400.000m
-200.000m
0.0
200.000m
400.000m
600.000m
800.000m
V1 -120.000m AV1 -531.342m AV2 -327.256m AV3 -120.073m AV4 86.990m
AV5 290.907m D(V1) -120.000m D(AV5) 290.907m
Fig. 7. Output characteristics of the differential adder circuit. The plots
correspond to the second input set at ±400mV , ±200mV and 0V
C. Negative exponential
A function of the type f(x) = A −
√
Bx
C can be used
to approximate the negative exponential i.e. exp(−x) . It
is important to restrict the output voltage of the circuit to
positive values. This can be achieved by a simple filtering of
the output current using a current mirror and then converting
again to a voltage. Alternatively, in the case of our MIMO
detector, where the negative exponential is always followed
by a multiplication, the problem can be overcome by using a
one-quadrant multiplier that would ignore negative inputs. In
MIMO analogue decoder, the negative exponential function is
multiplied by a factor K:
∆Vout = KVref exp
(−Vin
Vref
)
(8)
A block diagram of the circuit and the results obtained from
SPICE simulation are shown in figures 8 and 9 respectively.
The ideal response shown corresponds with equation (8) with
K=1.8 and Vref=10mV. The negative values of the output
voltage have been forced to zero using a current mirror at
the output, with the proper Voltage-to-Current and Current-
To-Voltage conversion of the signal. This is not shown in the
block diagram, since the best solution would be the use of a
one-quadrant multiplier after every exponential circuit. The
one remaining operation |x|2 is simply achieved by a four
quadrant multiplier realizing x · x.
IV. ANALOGUE MIMO DECODER EXAMPLE
We have simulated in SPICE software an analogue MIMO
decoder with 3 transmit and 3 receive antennas. A BPSK
modulation was assumed. Six bits of data are encoded to 15
(coded) bits by a LDPC code. The schematic of analogue
LDPC decoder is depicted in figure 10. The layout corresponds
to an unfolded bipartite graph. The implementation of the
LDPC decoder is based on the concept developed in [3]. The
MIMO decoder consists of 5 identical modules, each providing
MPPs for 3 coded bits. The outputs of the MIMO decoder
are wired directly to the analogue LDPC decoder. One of the
modules is presented in figure 11. The layout of the module
corresponds to a factor graphs that describes eq. 6 for the
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Fig. 9. Output characteristic obtained from SPICE and the ideal response.
case of NT = 3 i.e. equation 7. The outputs of the modules
are fed to the marginaliser block figure 12. The marginaliser
consists of triple output cascode current mirrors (not depicted)
and current summers of the type of figure 5. Table I depicts
results of a comparison between the analogue LDPC decoder
and a standard sum-product detection (software simulation of
a digital decoder). A great accuracy of the analogue decoder
can be observed. Table II depicts comparison results between
analogue MIMO decoder and simulated exact APP MIMO
decoder. A good accuracy of analogue MIMO decoder can
be observed, albeit inferior to that of LDPC decoder. The
inaccuracies are introduced mainly by the approximation in
the exponential function and variations in the currents due to
the non ideal behaviour of the transistors.
V. CONCLUSIONS
In this contribution we have proposed an analogue detector
for a MIMO system. It is expected that such decoder will
offer similar advantages as are reported by analogue binary
decoders’ i.e. significant improvements in: processing speed,
reduction in transistor count, power efficiency and heat dis-
sipation. On the downside, since the decoder mimics the full
complexity APP decoder (albeit very efficiently), the transistor
N1
N2
N3
N4
N5
N6
N7
N8
N9
N10
N11
N12
N13
N14
N15
N16
N17
N18
N19
N20
N21
N22
N23
N24
N25
N26
N27
N28
N29
N30
N31
N32
N33
N34
N35
N36
N37
N38
N39
N40
N41
N42
N43
N44
N45
N46
N47
N48
N49
N50
N51
N52
N53
N54
N55
N56 N57
N58
N59
N60
N61
N62
N63
N64
N65
N66N67
N68
N69
N70
N71
N72
N73
N74
N75
N76
N77
N78
N79
N80
N81
N82
N83
N84
N85
N86
N87
N88
N89
N90 N91
N92
N93
N94
N95
N96
N97
N98
N99
N100
N101
N102
N103
N104
N105
N106
N107
N108
N109
N110
N111
N112
N113
N114
N115
N116
N117
N118
N119
N120
N121
N122
N123
N124
N125
N126
N127
N128
N129
N130
N131
N132
N133
N134
N135
N136
N137
N138
N139
N140
N141
N142
N143
N144
N145
N146
N147
N148
N149
N150
N151
N152
N153
N154
N155
N156
N157
N158
N159
N160
N161
N162
N163
N164
N165
N166
N167
N168
N169
N170
N171
N172
N173
N174
N175
N176
N177
N178
N179
N180
N181
N182
N183
N184
N185
N186
N187
N188
N189
N190
N191
N192
N193
N194
N195
N196
N197
N198
N199
N200
N201
N202
N203
N204
LL1
LL2
LLi1
Vin1
Vin12
Vin2
Vin22
Vo11
Vo12
Vo21
Vo22
extr1
extr2
LLi2
Bit
Node
LL1
LL2
LLi1
Vin1
Vin12
Vin2
Vin22
Vo11
Vo12
Vo21
Vo22
extr1
extr2
LLi2
Bit
Node
LL1
LL2
LLi1
Vin1
Vin12
Vin2
Vin22
Vo11
Vo12
Vo21
Vo22
extr1
extr2
LLi2
Bit
Node
LL1
LL2
LLi1
Vin1
Vin12
Vin2
Vin22
Vo11
Vo12
Vo21
Vo22
extr
extr2
LLi2
Bit
Node
N205
N206
N207
N208
LL1
LL2
LLi1
Vin1
Vin12
Vin2
Vin22
Vo11
Vo12
Vo21
Vo22
extr
extr2
LLi2
Bit
Node
LL1
LL2
LLi1
Vin1
Vin12
Vin2
Vin22
Vo11
Vo12
Vo21
Vo22
extr
extr2
LLi2
Bit
Node
LL1
LL2
LLi1
Vin11
Vin12
Vin2
Vin22
Vo11
Vo12
Vo21
Vo22
extr
extr2
LLi2
Bit
Node
LL1
LL2
LLi1
Vin11
Vin12
Vin2
Vin22
Vo11
Vo12
Vo21
Vo22
extr
extr2
LLi2
Bit
Node
LL1
LL2
LLi1
Vin11
Vin12
Vin2
Vin22
Vo11
Vo12
Vo21
Vo22
extr
extr2
LLi2
Bit
Node
LL1
LL2
LLi1
Vin1
Vin12
Vin2
Vin22
Vo11
Vo12
Vo21
Vo22
extr
extr2
LLi2
Bit
Node
LL1
LL2
LLi1
Vin1
Vin12
Vin2
Vin22
Vo11
Vo12
Vo21
Vo22
extr
extr2
LLi2
Bit
Node
LL1
LL2
LLi1
Vin1
Vin12
Vin2
Vin22
Vo11
Vo12
Vo21
Vo22
extr
extr2
LLi2
Bit
Node
LL1
LL2
LLi1
Vin1
Vin12
Vin2
Vin22
Vo11
Vo12
Vo21
Vo22
extr
extr2
LLi2
Bit
Node
LL1
LL2
LLi1
Vin1
Vin12
Vin2
Vin22
Vo11
Vo12
Vo21
Vo22
extr
extr2
LLi2
Bit
Node
LL1
LL2
LLi1
Vin1
Vin12
Vin2
Vin22
Vo11
Vo12
Vo21
Vo22
extr
extr2
LLi2
Bit
Node
Check
Vo11
Vo12
Vo21
Vo22
Vo31
Vo32
Vin1
Vin12
Vin2
Vin22
Vin3
Vin32
Node
Check
Vo11
Vo12
Vo21
Vo22
Vo31
Vo32
Vin1
Vin12
Vin2
Vin22
Vin3
Vin32
Node
Check
Vo11
Vo12
Vo21
Vo22
Vo31
Vo32
Vin1
Vin12
Vin2
Vin22
Vin3
Vin32
Node
Check
Vo11
Vo12
Vo21
Vo22
Vo31
Vo32
Vin1
Vin12
Vin2
Vin22
Vin3
Vin32
Node
Check
Vo11
Vo12
Vo21
Vo22
Vo31
Vo32
Vin1
Vin12
Vin2
Vin22
Vin3
Vin32
Node
Check
Vo11
Vo12
Vo21
Vo22
Vo31
Vo32
Vin11
Vin12
Vin21
Vin22
Vin31
Vin32
Node
Check
Vo11
Vo12
Vo21
Vo22
Vo31
Vo32
Vin1
Vin12
Vin2
Vin22
Vin3
Vin32
Node
Check
Vo11
Vo12
Vo21
Vo22
Vo31
Vo32
Vin1
Vin12
Vin2
Vin22
Vin3
Vin32
Node
Check
Vo11
Vo12
Vo21
Vo22
Vo31
Vo32
Vin1
Vin12
Vin2
Vin22
Vin3
Vin32
Node
Check
Vo11
Vo12
Vo21
Vo22
Vo31
Vo32
Vin1
Vin12
Vin2
Vin22
Vin3
Vin32
Node
N209
N210
Fig. 10. Layout of the analogue LDPC code decoder.
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Fig. 11. Layout of the basic module of the analogue APP MIMO decoder.
 
Fig. 12. Marginaliser.
TABLE I
ANALOGUE LDPC DECODER COMPARISON RESULTS.
 
 
Eb/No (dB) mean(abs(error)) var(error) Eq. iterations 
0 2.90e-03 5.92e-05 41 
1 5.00e-03 1.86e-04 100 
2 4.90e-04 1.24e-05 41 
3 1.08e-08 2.36e-15 20 
5 2.91e-09 1.62e-16 12 
7 4.37e-10 1.07e-17 4 
 
TABLE II
ANALOGUE MIMO DECODER COMPARISON RESULTS.
Eb/No (dB) mean(abs(error)) var(error) 
0 0.02060 0.00086 
1 0.02650 0.00150 
2 0.02090 0.00110 
3 0.01820 0.00095 
5 0.01420 0.00073 
7 0.01270 0.00093 
9 0.01300 0.00130 
 
 
 
 
count (not the processing speed!) increases exponentially. Such
MIMO decoder may still be feasible for a MIMO system with
small number of transmit antennas and simple modulation
formats. However, one of the major challenges seems to be
the design of reduced complexity high performance algorithms
that could be executed in analogue VLSI networks.
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